Design reuse through high-level library mapping
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 345-350
- https://doi.org/10.1109/edtc.1995.470373
Abstract
We present high-level library mapping (HLLM), a technique that permits reuse of complex databook components (specifically ALUs) in architectural synthesis. We describe a dynamic programming formulation of HLLM, demonstrate the versatility of our approach on a variety of libraries and compare HLLM for ALUs with the traditional logic-synthesis approach. Our experiments show that HLLM for ALUs outperforms logic-synthesis in area, delay and runtime, indicating that HLLM is a promising approach for reuse of datapath components in architectural synthesis.Keywords
This publication has 8 references indexed in Scilit:
- The integration of logic synthesis and high-level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Heuristic techniques for the synthesis of complex functional unitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An algorithm for the allocation of functional units from realistic RT component librariesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Technology mapping using Boolean matching and don't care setsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Component synthesis from functional descriptionsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Bridging high-level synthesis to RTL technology librariesPublished by Association for Computing Machinery (ACM) ,1991
- The MICON system for computer designPublished by Association for Computing Machinery (ACM) ,1989
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987