H-SIMD machine: configurable parallel computing for matrix multiplication
- 15 August 2006
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 671-676
- https://doi.org/10.1109/iccd.2005.62
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- 64-bit floating-point FPGA matrix multiplicationPublished by Association for Computing Machinery (ACM) ,2005
- Closing the Gap: CPU and FPGA Trends in Sustainable Floating-Point BLAS PerformancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A super-programming approach for mining association rules in parallel on PC clustersIEEE Transactions on Parallel and Distributed Systems, 2004
- The Nano Processor: a low resource reconfigurable processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A bitstream reconfigurable FPGA implementation of the WSAT algorithmIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2001
- Reconfigurable Computing for Digital Signal Processing: A SurveyJournal of Signal Processing Systems, 2001
- MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applicationsIEEE Transactions on Computers, 2000
- Block Algorithms for Parallel MachinesPublished by Springer Nature ,1988