A Systematic Evaluation of Compact Hardware Implementations for the Rijndael S-Box
- 1 January 2005
- book chapter
- Published by Springer Nature
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- A novel pipelined threads architecture for AES encryption algorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Very Compact FPGA Implementation of the AES AlgorithmPublished by Springer Nature ,2003
- Security of a Wide Trail DesignPublished by Springer Nature ,2002
- The Design of RijndaelPublished by Springer Nature ,2002
- Two Methods of Rijndael Implementation in Reconfigurable HardwarePublished by Springer Nature ,2001
- High Performance Single-Chip FPGA Rijndael Algorithm ImplementationsPublished by Springer Nature ,2001
- Architectural Optimization for a 1.82Gbits/sec VLSI Implementation of the AES Rijndael AlgorithmPublished by Springer Nature ,2001
- Efficient Rijndael Encryption Implementation with Composite Field ArithmeticPublished by Springer Nature ,2001
- Fast Implementation and Fair Comparison of the Final Candidates for Advanced Encryption Standard Using Field Programmable Gate ArraysPublished by Springer Nature ,2001
- Efficient algorithms for elliptic curve cryptosystemsPublished by Springer Nature ,1997