Efficient techniques for timing correction
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 415-419 vol.1
- https://doi.org/10.1109/iscas.1990.112064
Abstract
Three computationally efficient methods (frontier motion, Shannon expansion, and Boolean distribution) for restructuring logic which fails to meet timing specifications are described. These techniques appear, at first glance, to be unrelated; however, it is shown that there is a deep underlying connection among them. These methods are used in IBM's LSS. The results of experiments that demonstrate that timing correction can be effectively performed on industrial examples in the context of a compiler-like logic synthesis system are reported.Keywords
This publication has 5 references indexed in Scilit:
- Timing optimization of combinational logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Generation of performance constraints for layoutIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Logic Synthesis Through Local TransformationsIBM Journal of Research and Development, 1981
- A symbolic analysis of relay and switching circuitsTransactions of the American Institute of Electrical Engineers, 1938