An efficient bit-level systolic cell design for finite ring digital signal processing applications

This publication has 10 references indexed in Scilit:

• High speed signal processing, pipelining, and VLSI
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Bit-level systolic arrays for IIR filtering
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• High-speed signal processing using systolic arrays over finite rings
  IEEE Journal on Selected Areas in Communications, 1988
• Use of unidirectional data flow in bit-level systolic array chips
  Electronics Letters, 1986
• VLSI design for massively parallel signal processors
  Microprocessors and Microsystems, 1983
• On the design of algorithms for VLSI systolic arrays
  Proceedings of the IEEE, 1983
• Implementation of signal processing functions using 1-bit systolic arrays
  Electronics Letters, 1982
• Why systolic architectures?
  Computer, 1982
• Digital Signal Processing Applications of Systolic Algorithms
  Published by Springer Nature ,1981
• A new hardware realization of digital filters
  IEEE Transactions on Acoustics, Speech, and Signal Processing, 1974