Memory Performance and Cache Coherency Effects on an Intel Nehalem Multiprocessor System
Top Cited Papers
- 1 September 2009
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 1089795X,p. 261-270
- https://doi.org/10.1109/pact.2009.22
Abstract
Today's microprocessors have complex memory subsystems with several cache levels. The efficient use of this memory hierarchy is crucial to gain optimal performance, especially on multicore processors. Unfortunately, many implementation details of these processors are not publicly available. In this paper we present such fundamental details of the newly introduced Intel Nehalem microarchitecture with its integrated memory controller, quick path interconnect, and ccNUMA architecture. Our analysis is based on sophisticated benchmarks to measure the latency and bandwidth between different locations in the memory subsystem. Special care is taken to control the coherency state of the data to gain insight into performance relevant implementation details of the cache coherency protocol. Based on these benchmarks we present undocumented performance data and architectural properties.Keywords
This publication has 4 references indexed in Scilit:
- Investigating Cache Parameters of x86 Family ProcessorsPublished by Springer Nature ,2009
- Memory hierarchy performance measurement of commercial dual-core desktop processorsJournal of Systems Architecture, 2008
- Performance analysis with BenchIT: portable, flexible, easy to usePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A Proof for the Queuing Formula: L = λWOperations Research, 1961