Memory hierarchy performance measurement of commercial dual-core desktop processors
- 1 August 2008
- journal article
- Published by Elsevier in Journal of Systems Architecture
- Vol. 54 (8) , 816-828
- https://doi.org/10.1016/j.sysarc.2008.02.004
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Memory Performance and Scalability of Intel's and AMD's Dual-Core Processors: A Case StudyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Architectural support for operating system-driven CMP cache managementPublished by Association for Computing Machinery (ACM) ,2006
- CMP Implementation in Systems Based on the Intel Core Duo ProcessorIntel Technology Journal, 2006
- Predicting Inter-Thread Cache Contention on a Chip Multi-Processor ArchitecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- IBM power5 chip: a dual-core multithreaded processorIEEE Micro, 2004
- CQoSPublished by Association for Computing Machinery (ACM) ,2004
- Initial observations of the simultaneous multithreading Pentium 4 processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- GeminiPublished by Springer Nature ,2003
- POWER4 system microarchitectureIBM Journal of Research and Development, 2002
- The SPLASH-2 programsPublished by Association for Computing Machinery (ACM) ,1995