A mixed-level MOS logic simulator utilizing a new continuous strength algebra (CSAL)
- 1 January 1990
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 614-621
- https://doi.org/10.1109/pccc.1990.101677
Abstract
A new evaluation method for logical MOS gates is presented. The approach is suitable for mixed-level simulation of gates and switches. A logical MOS gate models a driver-load transistor network, performing a Boolean logic function, in a static manner. The gate is normally represented by a Boolean expression, of which conventional evaluations at the gate level provide the signal level but not the signal strength of the gate output. In order to overcome this limitation, a new expression (compatible with the Boolean expression) is defined over a new continuous strength algebra (CSAL), and it is then evaluated to provide the signal level and strength for the gate output. This approach achieves gate-level computation speed by using the higher level of abstraction and switch-level accuracy by utilizing the new algebra.Keywords
This publication has 4 references indexed in Scilit:
- Fully Dynamic Switch-Level Simulation of CMOS CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- A Switch-Level Model and Simulator for MOS Digital SystemsIEEE Transactions on Computers, 1984
- Local Relaxation Algorithms for Event-Driven Simulation of MOS Networks Including Assignable Delay ModelingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- BIMOS, an MOS oriented multi-level logic simulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983