Optimized retrograde N-well for 1-μm CMOS technology
- 1 April 1986
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 21 (2) , 286-292
- https://doi.org/10.1109/jssc.1986.1052516
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- MeV Implantation For CMOS ApplicationsPublished by SPIE-Intl Soc Optical Eng ,1985
- Design tradeoffs between surface and buried-channel FET'sIEEE Transactions on Electron Devices, 1985
- A self-aligned 1-µm-channel CMOS technology with retrograde n-well and thin epitaxyIEEE Transactions on Electron Devices, 1985
- Device design for the submicrometer p-channel FET with n+polysilicon gateIEEE Transactions on Electron Devices, 1984
- Quadruple-well CMOS for VLSI technologyIEEE Transactions on Electron Devices, 1984
- Shallow p-wells for fine dimension CMOS circuitsIEEE Transactions on Electron Devices, 1983
- A retrograde p-well for higher density CMOSIEEE Transactions on Electron Devices, 1981
- Nonplanar VLSI device analysis using the solution of Poisson's equationIEEE Transactions on Electron Devices, 1980