A Scalable Optical Interconnection Network for Fine-Grain Parallel Architectures
- 1 August 1993
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1 (01903918) , 154-157
- https://doi.org/10.1109/icpp.1993.33
Abstract
This paper introduces a scalable inter connection network based on integrated optical devices developed at Georgia Tech. It incorporates arrays of optical transmitters and detectors placed on top of sil icon chips which are then arranged on a silicon sub strate. Staggering these substrates to overlap chips in different planes forms an offset cube topology. This paper examines this novel optoelectric communication network. It explains the physical network architecture and the offset cube topology, and summarizes its per formance. Combining this optoelectronic communica tion network with new fine-grain machine architectures (multi-node per chip) can lead to extremely dense, high performance parallel systemsKeywords
This publication has 6 references indexed in Scilit:
- Pica: An ultra-light processor for high-throughput applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Vertical optical communication through stacked silicon wafers using hybrid monolithic thin film InGaAsP emitters and detectorsIEEE Photonics Technology Letters, 1993
- Alignable epitaxial liftoff of GaAs materials with selective deposition using polyimide diaphragmsIEEE Photonics Technology Letters, 1991
- Performance analysis of k-ary n-cube interconnection networksIEEE Transactions on Computers, 1990
- Deadlock-Free Message Routing in Multiprocessor Interconnection NetworksIEEE Transactions on Computers, 1987
- Multicomputer NetworksPublished by MIT Press ,1987