Three-terminal silicon surface junction tunneling device for room temperature operation
- 1 October 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 20 (10) , 529-531
- https://doi.org/10.1109/55.791932
Abstract
This letter reports excellent negative differential conductance (NDC) characteristics at room temperature in a three-terminal silicon surface junction tunneling (Si SJT) device, with the peak-to-valley current ratio of more than two. The tunneling device was fabricated on a SIMOX wafer to achieve an extremely small bulk leakage current together with a sharp drain impurity profile. In addition, a ring-shaped gate structure was employed to eliminate the effect of the field oxide corner, resulting in the significant reduction of an excess tunneling current at the tunneling junction. As a simple circuit demonstration, gate-controlled latch characteristics are also shown, which cannot be easily achieved by a two-terminal tunneling device.Keywords
This publication has 8 references indexed in Scilit:
- Negative differential conductance at room temperature in three-terminal silicon surface junction tunneling deviceApplied Physics Letters, 1997
- Negative differential conductance in three-terminal silicon tunneling deviceApplied Physics Letters, 1996
- First Observation of Negative Differential Resistance in Surface Tunnel TransistorsJapanese Journal of Applied Physics, 1994
- A CV technique for measuring thin SOI film thicknessIEEE Electron Device Letters, 1991
- Subband spectroscopy by surface channel tunnelingSurface Science, 1978
- Discovery of the tunnel diodeIEEE Transactions on Electron Devices, 1976
- Excess Tunnel Current in Silicon Esaki JunctionsPhysical Review B, 1961
- New Phenomenon in Narrow GermaniumJunctionsPhysical Review B, 1958