Systematic serialisation of array-based architectures
- 28 February 1993
- journal article
- Published by Elsevier in Integration
- Vol. 14 (3) , 333-360
- https://doi.org/10.1016/0167-9260(93)90014-4
Abstract
No abstract availableKeywords
This publication has 4 references indexed in Scilit:
- Synthesis of control circuits in folded pipelined DSP architecturesIEEE Journal of Solid-State Circuits, 1992
- A systolic LRU processor and its top-down developmentScience of Computer Programming, 1990
- Partitioning: An Essential Step in Mapping Algorithms Into Systolic Array ProcessorsComputer, 1987
- Partitioning and Mapping Algorithms into Fixed Size Systolic ArraysIEEE Transactions on Computers, 1986