Modeling and analysis of high-speed links

This publication has 15 references indexed in Scilit:

• Equalization and clock recovery for a 2.5-10Gb/s 2-PAM/4-PAM backplane transceiver cell
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Jitter optimization based on phase-locked loop design parameters
  IEEE Journal of Solid-State Circuits, 2002
• A serial-link transceiver based on 8-GSamples/s A/D and D/A converters in 0.25-μm CMOS
  IEEE Journal of Solid-State Circuits, 2001
• A 0.3-/spl mu/m CMOS 8-Gb/s 4-PAM serial link transceiver
  IEEE Journal of Solid-State Circuits, 2000
• Phase noise in oscillators: a unifying theory and numerical methods for characterization
  IEEE Transactions on Circuits and Systems I: Regular Papers, 2000
• Use of second order Markov chains to model digital symbol synchroniser performance
  IEE Proceedings - Communications, 1996
• Analog-input digital phase-locked loops for precise frequency and phase demodulation
  IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1995
• Analysis of a Digital Bit Synchronizer
  IEEE Transactions on Communications, 1983
• Performance of a First-Order Transition Sampling Digital Phase-Locked Loop Using Random-Walk Models
  IEEE Transactions on Communications, 1972
• Phase Noise and Transient Times for a Binary Quantized Digital Phase-Locked Loop in White Gaussian Noise
  IEEE Transactions on Communications, 1972