Concurrent error detection in arithmetic and logical operations using Berger codes
- 7 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 233-240
- https://doi.org/10.1109/arith.1989.72831
Abstract
A novel approach to designing concurrent-error-detecting arithmetic and logic units using Berger code is presented. Several theorems are developed on Berger check predictions for arithmetic and logical operations. Specifically, the Berger check prediction is proposed for additions and subtractions with unsigned numbers as well as signed numbers. Berger check prediction for 16 logical operations and shift operations, multiplication, and division are given. The proposed scheme may provide a considerable saving in the hardware logic (or chip area) in implementing a self-checking arithmetic logic unit (ALU) and may ultimately make feasible a single-chip self-checking microprocessor or reduced-instruction-set-computer (RISC) design.Keywords
This publication has 8 references indexed in Scilit:
- The design of fast totally self-checking Berger code checkers based on Berger code partitioningPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Error secure/propagating concept and its application to the design of strongly fault-secure processorsIEEE Transactions on Computers, 1988
- Arithmetic Algorithms for Error-Coded OperandsIEEE Transactions on Computers, 1973
- Error-Control Techniques for Logic ProcessorsIEEE Transactions on Computers, 1972
- Concurrent Error Detection for Group Look-ahead Binary AddersIBM Journal of Research and Development, 1970
- Optimal error detection codes for completely asymmetric binary channelsInformation and Control, 1962
- A note on error detection codes for asymmetric channelsInformation and Control, 1961
- Generalized Parity CheckingIEEE Transactions on Electronic Computers, 1958