A unified single-phase clocking scheme for VLSI systems
- 1 January 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 25 (1) , 225-233
- https://doi.org/10.1109/4.50308
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- True single phase clock dynamic CMOS circuit techniquePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- High-speed CMOS circuit techniqueIEEE Journal of Solid-State Circuits, 1989
- A true single-phase-clock dynamic CMOS circuit techniqueIEEE Journal of Solid-State Circuits, 1987
- Parallel bit-level pipelined VLSI designs for high-speed signal processingProceedings of the IEEE, 1987
- Clocking Schemes for High-Speed Digital SystemsIEEE Transactions on Computers, 1986
- Signal resynchronization in VLSI systemsIntegration, 1986
- High-speed compact circuits with CMOSIEEE Journal of Solid-State Circuits, 1982