An evaluation of bipartitioning techniques
- 1 January 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 16 (8) , 849-866
- https://doi.org/10.1109/43.644609
Abstract
No abstract availableThis publication has 17 references indexed in Scilit:
- Finding clusters in VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On implementation choices for iterative improvement partitioning algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Logic Partition Orderings for Multi-FPGA SystemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1995
- Optimization by iterative improvement: an experimental evaluation on two-way partitioningIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
- Partitioning very large circuits using analytical placement techniquesPublished by Association for Computing Machinery (ACM) ,1994
- New spectral methods for ratio cut partitioning and clusteringIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- A probabilistic multicommodity-flow solution to circuit clustering problemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Improving the performance of the Kernighan-Lin and simulated annealing graph bisection algorithmsPublished by Association for Computing Machinery (ACM) ,1989
- An Improved Min-Cut Algonthm for Partitioning VLSI NetworksIEEE Transactions on Computers, 1984
- An Efficient Heuristic Procedure for Partitioning GraphsBell System Technical Journal, 1970