Low-temperature annealing of arsenic/phosphorus junctions
- 1 January 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 38 (2) , 278-284
- https://doi.org/10.1109/16.69906
Abstract
No abstract availableKeywords
This publication has 23 references indexed in Scilit:
- Low-thermal-budget process modeling with the PREDICT computer programIEEE Transactions on Electron Devices, 1988
- A study of silicon interstitial kinetics using silicon membranes: Applications to 2D dopant diffusionJournal of Applied Physics, 1987
- Gettering of gold in silicon: A tool for understanding the properties of silicon interstitialsJournal of Applied Physics, 1987
- Determination of the Retarded Diffusion of Antimony by SIMS Measurements and Numerical SimulationsJournal of the Electrochemical Society, 1986
- Process physics determining 2-D impurity profiles in VLSI devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- Simulation of Critical IC-Fabrication StepsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Kinetics of interstitial supersaturation and enhanced diffusion in short-time/low-temperature oxidation of siliconJournal of Applied Physics, 1985
- Point defects, diffusion processes, and swirl defect formation in siliconApplied Physics A, 1985
- VLSI Process modeling—SUPREM IIIIEEE Transactions on Electron Devices, 1983
- Shallow junctions by high-dose As implants in Si: experiments and modelingJournal of Applied Physics, 1980