SPICE simulation and tradeoffs of CMOS LNA performance with source-degeneration inductor
- 1 January 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
- Vol. 47 (1) , 62-65
- https://doi.org/10.1109/82.818895
Abstract
In this brief, we study the tradeoffs of CMOS low noise amplifiers using source-degeneration inductor with both experimental data and simulation data. SPICE models based on the quasistatic (QS) assumption ignores the channel resistance and leads designers to overly rely on source-degeneration inductance. The non-QS model is much better. Source inductor adversely affects noise and gain. The parasitic capacitance at the gate imposes additional challenges for matchingKeywords
This publication has 4 references indexed in Scilit:
- Substrate noise coupling through planar spiral inductorIEEE Journal of Solid-State Circuits, 1998
- A robust and physical BSIM3 non-quasi-static transient and AC small-signal model for circuit simulationIEEE Transactions on Electron Devices, 1998
- 0.15-μm RF CMOS technology compatible with logic CMOS for low-voltage operationIEEE Transactions on Electron Devices, 1998
- A 1.5-V, 1.5-GHz CMOS low noise amplifierIEEE Journal of Solid-State Circuits, 1997