Performance-driven compaction for analog integrated circuits
- 30 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- A Constraint-driven Placement Methodology For Analog Integrated CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A Top-down, Constraint-driven Design Methodology For Analog Integrated CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- An efficient algorithm for layout compaction problem with symmetry constraintsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An efficient methodology for symbolic compaction of analog ICs with multiple symmetry constraintsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Hierarchical pitchmatching compaction using minimum designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Constraint generation for routing analog circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Constraint-based channel routing for analog and mixed analog/digital circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- KOAN/ANAGRAM II: new tools for device-level analog placement and routingIEEE Journal of Solid-State Circuits, 1991