An efficient flexible buffered memory system
- 1 September 1973
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Magnetics
- Vol. 9 (3) , 173-179
- https://doi.org/10.1109/tmag.1973.1067669
Abstract
A flexible low cost multiclass memory system has been evaluated and constructed to accommodate memory sizes from 128 000 to 4 000 000 ten-bit bytes. For 1.2 to 1.5 &s cycle time memory modules, typical system cycle times range from 0.25 to 0.40 &s. Provision is made for conveniently varying the block size, the number of blocks per class, and the number of classes. An efficient directory and update list are achieved in the multiclass system by a high-speed segmented memory using memory cells with half the access time of the buffer memory. The directory and update list for any class are accessed by simultaneously reading all segments. Comparison and list manipulation circuitry is shared by all classes. A cost evaluation shows that at the present state of technology, the buffer increases the cost of a 500 000 byte memory by about 8% while decreasing the effective cycle time by a factor of three.Keywords
This publication has 7 references indexed in Scilit:
- Cache-based Computer SystemsComputer, 1973
- Evaluation of multilevel memoriesIEEE Transactions on Magnetics, 1971
- Evaluation techniques for storage hierarchiesIBM Systems Journal, 1970
- Study of "Look-Aside" MemoryIEEE Transactions on Computers, 1969
- Structural aspects of the System/360 Model 85, II: The cacheIBM Systems Journal, 1968
- Considerations in block-oriented systems designPublished by Association for Computing Machinery (ACM) ,1967
- Slave Memories and Dynamic Storage AllocationIEEE Transactions on Electronic Computers, 1965