4096-bit serial decoded multiphase serial-parallel-serial CCD memory
- 1 February 1976
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 11 (1) , 25-33
- https://doi.org/10.1109/JSSC.1976.1050671
Abstract
A new practical form of charged-coupled device (CCD) memory structure is described which achieves high storage density while providing low clock-line capacitance. In the new structure, the time-division multiplexing of multiphase concepts is replaced by the spatial multiplexing of a serial-parallel-serial (SPS) array. By using a ring counter to generate the multiphase clocking, a compact method of clock generation is described which allows the integration of multiphase drivers into the memory array. The improved density results from using a multiphase technique while the low clock-line capacitance stems from integrating the necessary drivers into the memory structure. The average bit density of the new structure including all necessary drivers exceeds that of previously discussed CCD memory structures when similar layout rules and gate electrode configurations are applied.Keywords
This publication has 8 references indexed in Scilit:
- A 4160-bit C4D serial memoryIEEE Journal of Solid-State Circuits, 1974
- CCD memory arrays with fast access by on-chip decodingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1974
- Techniques for introducing a low noise fat zero in CCD'sIEEE Transactions on Electron Devices, 1973
- CCD memory optionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1973
- A Doped Surface Two-Phase CCDBell System Technical Journal, 1972
- Charge Transfer DevicesJournal of Vacuum Science and Technology, 1972
- A memory system based on surface-charge transportPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1971
- A new approach to implementing high-density shift registersPublished by Association for Computing Machinery (ACM) ,1971