Retargeting a hardware compiler using protocol converters

1 March 1996

journal article
research article
Published by Association for Computing Machinery (ACM) in Formal Aspects of Computing

Vol. 8 (2) , 209-237
https://doi.org/10.1007/bf01214557

Abstract

We show how to retarget a compiler for occam-like programs from generating two-phase delay-insensitive circuits to generating four-phase speed independent circuits. The specifications of the two-phase circuit elements for our compiler are used to produce a set of equivalent specifications for four-phase circuit elements using a set of protocol converters. Automatic tools have been used in checking that our four-phase implementations satisfy their specifications.

Keywords

This publication has 15 references indexed in Scilit:

Synthesis of Self-Timed Circuits by Program Transformation
Published by Defense Technical Information Center (DTIC) ,2006
Breaking step the return of asynchronous logic
IEE Review, 1993
VLSI asynchronous systems: specification and synthesis
Microprocessors and Microsystems, 1992
Receptive process theory
Acta Informatica, 1992
Towards Truly Delay-Insensitive Circuit Realizations of Process Algebras
Published by Springer Nature ,1991
Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits
Published by MIT Press ,1989
Syntax-Directed Translation of Concurrent Programs into Self-Timed Circuits
Published by Defense Technical Information Center (DTIC) ,1988
A Synthesis Method for Self-Timed VLSI Circuits
Published by Defense Technical Information Center (DTIC) ,1987
Compiling communicating processes into delay-insensitive VLSI circuits
Distributed Computing, 1986
The probe: An addition to communication primitives
Information Processing Letters, 1985