VLSI asynchronous systems: specification and synthesis
- 31 December 1992
- journal article
- Published by Elsevier in Microprocessors and Microsystems
- Vol. 16 (10) , 517-527
- https://doi.org/10.1016/0141-9331(92)90081-4
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- A zero-overhead self-timed 160-ns 54-b CMOS dividerIEEE Journal of Solid-State Circuits, 1991
- MicropipelinesCommunications of the ACM, 1989
- Automatic synthesis of asynchronous circuits from high-level specificationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Q-modules: internally clocked delay-insensitive modulesIEEE Transactions on Computers, 1988
- A formal model for defining and classifying delay-insensitive circuits and systemsDistributed Computing, 1986
- Direct Implementation of Asynchronous Control UnitsIEEE Transactions on Computers, 1982
- Communicating sequential processesCommunications of the ACM, 1978
- Anomalous Behavior of Synchronizer and Arbiter CircuitsIEEE Transactions on Computers, 1973