Microprocessor reliability performance as a function of die location for a 0.25 μ, five layer metal CMOS logic process
- 20 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 4 references indexed in Scilit:
- Relation between yield and reliability of integrated circuits and application to failure rate assessment and reduction in the one digit FIT and PPM reliability eraPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A PROM element based on salicide agglomeration of poly fuses in a CMOS logic processPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Relation between yield and reliability of integrated circuits: experimental results and application to continuous early failure rate reduction programsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1996
- Reliability, yield and quality correlation for a particular failure mechanismPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993