Interconnection capacitance models for VLSI circuits
- 1 June 1998
- journal article
- Published by Elsevier in Solid-State Electronics
- Vol. 42 (6) , 969-977
- https://doi.org/10.1016/s0038-1101(98)00088-4
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Parameterized SPICE subcircuits for submicron multilevel interconnect modelingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Measurement of patterned film linewidth for interconnect characterizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Modeling and extraction of interconnect capacitances for multilayer VLSI circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996
- Multilevel metal capacitance models for CAD design synthesis systemsIEEE Electron Device Letters, 1992
- Simple formulas for two- and three-dimensional capacitancesIEEE Transactions on Electron Devices, 1983
- Capacitance calculations in MOSFET VLSIIEEE Electron Device Letters, 1982
- Analytical IC Metal-Line Capacitance Formulas (Short Papers)IEEE Transactions on Microwave Theory and Techniques, 1976