A low-jitter 1.9-V CMOS PLL for UltraSPARC microprocessor applications
- 1 March 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 35 (3) , 450-454
- https://doi.org/10.1109/4.826829
Abstract
A phase-locked loop (PLL) for CMOS UltraSPARC microprocessor applications uses a loop filter referenced to a quiet power supply and achieves measured clock period jitter of /spl plusmn/25 ps at 360 MHz. The fully integrated CMOS PLL uses a charge-pump phase/frequency detector, a single-capacitor loop filter, and a feedforward error correction architecture. Loop characteristics are analyzed and verified by measurements. The measured sensitivity of clock period jitter to supply voltage is 2.6 ps/100 mv over an analog supply-voltage range of 1.6-2.1 V; the measured output operating frequency range is 8.5-660 MHz. Fabricated in an area of 310/spl times/280 /spl mu/m/sup 2/ in a 0.25-/spl mu/m CMOS process, the PLL dissipates 25 mW from a 1.9-V supply.Keywords
This publication has 6 references indexed in Scilit:
- A 1 GHz dual-loop microprocessor PLL with instant frequency shiftingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Monolithic Phase-Locked Loops and Clock Recovery CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1996
- Fully integrated CMOS phase-locked loop with 15 to 240 MHz locking range and ±50 ps jitterIEEE Journal of Solid-State Circuits, 1995
- Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated CircuitsPublished by Springer Nature ,1995
- A high performance low power CMOS channel filterIEEE Journal of Solid-State Circuits, 1980
- Charge-Pump Phase-Lock LoopsIEEE Transactions on Communications, 1980