Heavy metal contamination during integrated-circuit processing: Measurements of contamination level and internal gettering efficiency by surface photovoltage
- 31 October 1989
- journal article
- Published by Elsevier in Materials Science and Engineering: B
- Vol. 4 (1-4) , 113-121
- https://doi.org/10.1016/0921-5107(89)90226-2
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- A Comparison of Internal Gettering during Bipolar, CMOS, and CCD (High, Medium, Low Temperature) ProcessesJournal of the Electrochemical Society, 1987
- Silicon Wafers for CCD ImagersJournal of the Electrochemical Society, 1987
- Effect of Pattern Orientation on the Resistance to Process‐Induced Dislocation Generation in (100) SiliconJournal of the Electrochemical Society, 1987
- Internal Gettering in Bipolar Process: Effect on Circuit Performance and Relationship to Oxygen Precipitation KineticsJournal of the Electrochemical Society, 1984
- Silicon-wafer-surface damage revealed by surface photovoltage measurementsJournal of Applied Physics, 1982
- Origin and control of material defects in silicon VLSI technologies: An overviewIEEE Transactions on Electron Devices, 1982
- Deep Levels Study in Float Zone Si Used for Fabrication of CCD ImagersJournal of the Electrochemical Society, 1981
- Precipitation of oxygen in silicon: Some phenomena and a nucleation modelJournal of Applied Physics, 1981
- Cosmetic Defects in CCD ImagersJournal of the Electrochemical Society, 1981
- Homogeneous nucleation of oxide precipitates in Czochralski-grown siliconApplied Physics Letters, 1980