Interconnect architecture exploration for low-energy reconfigurable single-chip DSPs
- 20 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 2914, 2-8
- https://doi.org/10.1109/iwv.1999.760456
Abstract
In this paper we present and analyze a number of interconnect architectures for reconfigurable systems targeting applications in the areas of wireless communication and multimedia processing. Several interconnect architectures suitable for heterogeneous elements are proposed and then a methodology to evaluate the architectures is described. The results indicate that the hierarchical generalized mesh structure shows the most promise in terms of energy efficiency, as it can optimize both local and global connections.Keywords
This publication has 7 references indexed in Scilit:
- Ultra-low-power domain-specific multimedia processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An energy conscious methodology for early design exploration of heterogeneous DSPsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Performance-oriented placement and routing for field-programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- HSRAPublished by Association for Computing Machinery (ACM) ,1999
- Hardware/software partitioning for multi-function systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1997
- Guide to using field programmable gate arrays (FPGAs) for application-specific digital signal processing performancePublished by SPIE-Intl Soc Optical Eng ,1996
- The network architecture of the Connection Machine CM-5 (extended abstract)Published by Association for Computing Machinery (ACM) ,1992