Reconfigurable logic blocks based on a chaotic Chua circuit
- 31 January 2008
- journal article
- research article
- Published by Elsevier in Chaos, Solitons, and Fractals
- Vol. 41 (1) , 233-244
- https://doi.org/10.1016/j.chaos.2007.11.030
Abstract
No abstract availableThis publication has 10 references indexed in Scilit:
- FAULT TOLERANCE AND DETECTION IN CHAOTIC COMPUTERSInternational Journal of Bifurcation and Chaos, 2007
- CHAOS-BASED SR FLIP–FLOP VIA CHUA'S CIRCUITInternational Journal of Bifurcation and Chaos, 2006
- Construction of a reconfigurable dynamic logic cellPramana, 2005
- Implementation of NOR Gate by a Chaotic Chua's CircuitInternational Journal of Bifurcation and Chaos, 2003
- Realization of the fundamental NOR gate using a chaotic circuitPhysical Review E, 2003
- Flexible parallel implementation of logic gates using chaotic elementsPhysical Review E, 2002
- Computing with distributed chaosPhysical Review E, 1999
- Hierarchical interconnection structures for field programmable gate arraysIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1997
- Three steps to chaos. II. A Chua's circuit primerIEEE Transactions on Circuits and Systems I: Regular Papers, 1993
- A Mathematical Theory of CommunicationBell System Technical Journal, 1948