Exploiting microarchitectural redundancy for defect tolerance
- 6 May 2004
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 12 references indexed in Scilit:
- FlexRAM: toward an advanced intelligent memory systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Logic BIST for large industrial designs: real issues and case studiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecturePublished by Association for Computing Machinery (ACM) ,2003
- Microarchitecture-level power managementIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2002
- Automatically characterizing large scale program behaviorPublished by Association for Computing Machinery (ACM) ,2002
- Fault-tolerant design of the IBM pSeries 690 system using POWER4 processor technologyIBM Journal of Research and Development, 2002
- Measuring Experimental Error in Microprocessor SimulationPublished by Association for Computing Machinery (ACM) ,2001
- Defect tolerance in VLSI circuits: techniques and yield analysisProceedings of the IEEE, 1998
- Issue logic for a 600-MHz out-of-order execution microprocessorIEEE Journal of Solid-State Circuits, 1998
- Yield estimation model for VLSI artwork evaluationElectronics Letters, 1983