An area-efficient approach to the design of very-large time constants in switched-capacitor integrators

Abstract

A switched-capacitor integrator circuit with very high time constant using capacitive T-cells, is presented. According to a set of design equations and constraints, a test circuit previously needing an excessive capacitive ratio of over 700 has been integrated with a capacitance spread of only 25. Contrary to other designs, a simple clocking scheme is sufficient. Calculations and measurements show that in the T-cell integrator, capacitive area is conveniently traded off against amplifier specifications as open-loop and slew rate; power consumption is not necessarily compromised by these specifications. Integration of an experimental test circuit has given evidence of the ease of implementing this technique in larger systems.

Keywords

This publication has 17 references indexed in Scilit:

T-cell SC integrator synthesises very large capacitance ratios
Electronics Letters, 1983
A switched-capacitor realization of a spectral line enhancer
IEEE Transactions on Circuits and Systems, 1983
A monolithic audio spectrum analyzer
IEEE Transactions on Acoustics, Speech, and Signal Processing, 1983
Switched-capacitor circuit design
Proceedings of the IEEE, 1983
Technological design considerations for monolithic MOS switched-capacitor filtering systems
Proceedings of the IEEE, 1983
Integrated switched-capacitor low-pass filter with combined anti-aliasing decimation filter for low frequencies
IEEE Journal of Solid-State Circuits, 1982
Micropower switched capacitor biquadratic cell
IEEE Journal of Solid-State Circuits, 1982
Adaptive biasing CMOS amplifiers
IEEE Journal of Solid-State Circuits, 1982
Effects of the op amp finite gain and bandwidth on the performance of switched-capacitor filters
IEEE Transactions on Circuits and Systems, 1981
Response of a correlated double sampling circuit to 1/f noise [generated in CCD arrays]
IEEE Journal of Solid-State Circuits, 1980