Transformation-Based Verification Using Generalized Retiming
- 4 July 2001
- book chapter
- Published by Springer Nature
- p. 104-117
- https://doi.org/10.1007/3-540-44585-4_10
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- HITEC: a test generation package for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Circuit-based Boolean ReasoningPublished by Association for Computing Machinery (ACM) ,2001
- An Abstraction Algorithm for the Verification of Generalized C-Slow DesignsPublished by Springer Nature ,2000
- Optimizing sequential verification by retiming transformationsPublished by Association for Computing Machinery (ACM) ,2000
- Retiming revisited and reversedIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996
- Computing the initial states of retimed circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Retiming synchronous circuitryAlgorithmica, 1991
- Retiming and resynthesis: optimizing sequential networks with combinational techniquesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Verification of synchronous sequential machines based on symbolic executionPublished by Springer Nature ,1990
- Logic Synthesis Through Local TransformationsIBM Journal of Research and Development, 1981