Retiming revisited and reversed
- 1 March 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 15 (3) , 348-357
- https://doi.org/10.1109/43.489105
Abstract
Retiming is a very promising transformation of circuits which preserves functionality and improves performance. Its benefits are especially promising in automatic synthesis of circuits from higher-level descriptions. However, retiming has not been widely included in current design tools and methodologies. One of the main obstacles is the problem of finding an equivalent initial state for the retimed circuit. In this paper, we introduce a simple modification of the retiming algorithm of Leiserson and Saxe. The modified algorithm helps minimize the effort required to find equivalent initial states and reduces the chance that the network needs to be modified in order to find an equivalent initial state. This algorithm is the kernel of a new efficient retiming method, which searches for optimal retimings while preserving the initial state condition. The paper also presents an improved method to perform the initial state calculationKeywords
This publication has 11 references indexed in Scilit:
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The Validity of Retiming Sequential CircuitsProceedings of the 39th conference on Design automation - DAC '02, 1995
- Symbolic model checking for sequential circuit verificationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
- Computing the initial states of retimed circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- A small test generator for large designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Performance optimization of sequential circuits by eliminating retiming bottlenecksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Retiming synchronous circuitryAlgorithmica, 1991
- Synchronous logic synthesis: algorithms for cycle-time minimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Retiming and resynthesis: optimizing sequential networks with combinational techniquesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Optimizing synchronous systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981