A small test generator for large designs
- 1 January 1992
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
We report an automatic test pattern generator that can handle designs with one million gates or more on medium size workstations. Run times and success rates, i.e. the fraction of faults that are resolved, are comparable to or better than those reported previously in the literature. No preprocessing is required and the amount of memory needed is less than 100 bytes per gate. The low memory requirements and high performance have been achieved by working with a larger but simpler search space, by simplifying decision making and backtracking and by using only implication techniques that are fast and that require no preprocessing.Keywords
This publication has 16 references indexed in Scilit:
- Search strategy switching: an alternative to increased backtrackingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Efficient generation of test patterns using Boolean differencePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Advanced automatic test pattern generation and redundancy identification techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- EST: the new frontier in automatic test-pattern generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A method to calculate necessary assignments in algorithmic test pattern generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Dynamic testability measures for ATPGIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- A topological search algorithm for ATPGPublished by Association for Computing Machinery (ACM) ,1987
- Effectiveness of heuristics measures for automatic test pattern generationPublished by Association for Computing Machinery (ACM) ,1986
- On the Acceleration of Test Generation AlgorithmsIEEE Transactions on Computers, 1983
- 9-V Algorithm for Test Pattern Generation of Combinational Digital CircuitsIEEE Transactions on Computers, 1978