Performance optimization of sequential circuits by eliminating retiming bottlenecks
- 1 January 1992
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A method to improve the effectiveness of retiming by transforming the sequential circuit is proposed. Bottlenecks which prevent retiming to achieve a desired clock period are identified. Conditions to eliminate the retiming bottlenecks are derived. These conditions are satisfied by a process of identifying subcircuits and satisfying a set of timing constraints on the subcircuits. The transformed circuit, which satisfies the timing constraints, can be retimed to achieve the desired clock period. If the original circuit has its initial state specified, the method always generates the final circuit with an equivalent initial state. Experimental results on a variety of sequential benchmark circuits demonstrate significant performance improvement.Keywords
This publication has 12 references indexed in Scilit:
- Sequential circuit design using synthesis and optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Delay optimization of combinational logic circuits by clustering and partial collapsingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Performance enhancement through the generalized bypass transformPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Performance optimization of pipelined circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimizing two-phase, level-clocked circuitryJournal of the ACM, 1997
- Performance optimization of sequential circuits by eliminating retiming bottlenecksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Retiming synchronous circuitryAlgorithmica, 1991
- Circuit partitioning for logic synthesisIEEE Journal of Solid-State Circuits, 1991
- Synchronous logic synthesis: algorithms for cycle-time minimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Timing optimization of multiphase sequential logicIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991