Delay optimization of combinational logic circuits by clustering and partial collapsing

This publication has 10 references indexed in Scilit:

• Timing optimization of combinational logic
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Extracting local don't cares for network optimization
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Timing optimization for multi-level combination networks
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• High-level delay estimation for technology-independent logic equations
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A method for concurrent decomposition and factorization of Boolean expressions
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A depth-decreasing heuristic for combinational logic; or how to convert a ripple-carry adder into a carry-lookahead adder or anything in-between
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Efficient techniques for timing correction
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• MIS: A Multiple-Level Logic Optimization System
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Combinatorial Merging
  IEEE Transactions on Computers, 1976
• Module Clustering to Minimize Delay in Digital Networks
  IEEE Transactions on Computers, 1969