Synchronous logic synthesis: algorithms for cycle-time minimization
- 1 January 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 10 (1) , 63-73
- https://doi.org/10.1109/43.62792
Abstract
A novel approach to logic synthesis of digital synchronous circuits is presented. A model for synchronous circuits that supports logic transformations aimed at optimizing the circuit performance is presented. Previous synthesis approaches attacked this problem by separating the combinational logic from the registers and by applying circuit transformations to the combinational component only. It is shown how to optimize concurrently the circuit equations and the register position by a set of algorithms based on logic transformations. Experimental results on benchmark circuits are reportedKeywords
This publication has 12 references indexed in Scilit:
- Algorithms for synchronous logic synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Logic transformations for synchronous logic synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Retiming and resynthesis: optimizing sequential networks with combinational techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design of digital audio input output chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- The transduction method-design of logic networks based on permissible functionsIEEE Transactions on Computers, 1989
- ASYL: A Rule-Based System for Controller SynthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Synthesis and Optimization of Multilevel Logic under Timing ConstraintsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- LSS: A system for production logic synthesisIBM Journal of Research and Development, 1984
- Optimizing Synchronous Circuitry by Retiming (Preliminary Version)Published by Springer Nature ,1983
- Optimizing synchronous systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981