Algorithms for synchronous logic synthesis
- 13 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A new approach is presented to logic synthesis of digital synchronous sequential circuits. The authors describe algorithms for minimizing (i) the area of synchronous combinational and/or sequential circuits under cycle time constraints, and (ii) the cycle time under area constraints. Previous approaches attacked this problem by separating the combinational logic from the registers and by applying circuit transformations to the combinational component only. The authors show instead how to optimize concurrently the circuit equations and the register position. This method is novel and can achieve results that are at least as good as those obtained by previous methods. A computer implementation of the algorithms in the Minerva program is described.Keywords
This publication has 7 references indexed in Scilit:
- Computer-aided synthesis of a bi-dimensional discrete cosine transform chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- HERCULES-a system for high-level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Design of digital audio input output chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Synthesis and Optimization of Multilevel Logic under Timing ConstraintsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- LSS: A system for production logic synthesisIBM Journal of Research and Development, 1984
- Optimizing Synchronous Circuitry by Retiming (Preliminary Version)Published by Springer Nature ,1983