Computer-aided synthesis of a bi-dimensional discrete cosine transform chip
- 13 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Algorithms for synchronous logic synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Automatic layout and optimization of static CMOS cellsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- HERCULES-a system for high-level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- A concurrent architecture for VLSI implementation of discrete cosine transformIEEE Transactions on Circuits and Systems, 1987
- A Discrete Fourier-Cosine Transform ChipIEEE Journal on Selected Areas in Communications, 1986
- A Fast Computational Algorithm for the Discrete Cosine TransformIEEE Transactions on Communications, 1977
- Methods for measuring small displacements of television imagesIEEE Transactions on Information Theory, 1976
- Discrete Cosine TransformIEEE Transactions on Computers, 1974