Logic transformations for synchronous logic synthesis
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. i, 407-416
- https://doi.org/10.1109/hicss.1990.205141
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Computer-aided synthesis of a bi-dimensional discrete cosine transform chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- HERCULES-a system for high-level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On the calculation of optimal clocking parameters in synchronous circuits with level-sensitive latchesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Design of digital audio input output chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- The transduction method-design of logic networks based on permissible functionsIEEE Transactions on Computers, 1989
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Synthesis and Optimization of Multilevel Logic under Timing ConstraintsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- LSS: A system for production logic synthesisIBM Journal of Research and Development, 1984
- Optimizing Synchronous Circuitry by Retiming (Preliminary Version)Published by Springer Nature ,1983