A mismatch independent DNL-pipelined analog to digital converter
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- A 10-b 20-Msample/s analog-to-digital converterIEEE Journal of Solid-State Circuits, 1992
- A fast-settling CMOS op amp for SC circuits with 90-dB DC gainIEEE Journal of Solid-State Circuits, 1990
- Design procedures for a fully differential folded-cascode CMOS operational amplifierIEEE Journal of Solid-State Circuits, 1989
- A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converterIEEE Journal of Solid-State Circuits, 1988
- A pipelined 13-bit 250-ks/s 5-V analog-to-digital converterIEEE Journal of Solid-State Circuits, 1988