Optimum and heuristic transformation techniques for simultaneous optimization of latency and throughput
- 1 March 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 3 (1) , 2-19
- https://doi.org/10.1109/92.365450
Abstract
Although throughput alone can be arbitrarily improved for several classes of systems using previously published techniques, none of those approaches are effective when latency constraints, which are increasingly important in embedded DSP systems, are considered. After formally establishing the relationship between latency and throughput in general computation, we explore the effect of pipelining on latency, and establish necessary and sufficient conditions under which pipelining does not alter latency. Many systems are either linear, or have subsystems that are linear. For such cases we have used a state-space based approach that treats various transformations in an integrated fashion, and answers analytically whether it is possible to simultaneously meet any given combination of constraints on latency and throughput, The analytic approach is constructive in nature, and produces a complete implementation when feasibility conditions are fulfilled. We also present a suboptimal but hardware efficient heuristic approach for the special case of initially-relaxed single-input single-output linear time-invariant computations. A novel software platform consisting of a high-level synthesis system coupled to a symbolic algebra system was used to implement the proposed algorithm transformations. Instead of optimizing to improve throughput and latency, our transformations can also be used to increase the implementation efficiency while achieving the same latency and throughput as the original design.Keywords
This publication has 11 references indexed in Scilit:
- Algorithm transformations for unlimited parallelismPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High Level Synthesis of ASICs under Timing and Synchronization ConstraintsPublished by Springer Nature ,1992
- Fast prototyping of datapath-intensive architecturesIEEE Design & Test of Computers, 1991
- Algorithm transformation techniques for concurrent processorsProceedings of the IEEE, 1989
- Loop optimization in register-transfer scheduling for DSP-systemsPublished by Association for Computing Machinery (ACM) ,1989
- Behavioral transformation for algorithmic level IC designIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Sehwa: a software package for synthesis of pipelines from behavioral specificationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- State Space and Input-Output Linear SystemsPublished by Springer Nature ,1988
- Flamel: A High-Level Hardware CompilerIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Static Scheduling of Synchronous Data Flow Programs for Digital Signal ProcessingIEEE Transactions on Computers, 1987