A 33 Mflops Floating Point Processor Using Redundant Binary Representation

Publisher Website

1 January 1988

conference paper
Published by Institute of Electrical and Electronics Engineers (IEEE)

Abstract

No abstract available

Keywords

This publication has 1 reference indexed in Scilit:

Design of high speed MOS multiplier and divider using redundant binary representation
Published by Institute of Electrical and Electronics Engineers (IEEE) ,1987