Circuit analysis and optimization driven by worst-case distances
- 1 January 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 13 (1) , 57-71
- https://doi.org/10.1109/43.273749
Abstract
No abstract availableKeywords
This publication has 31 references indexed in Scilit:
- Efficient circuit performance modeling using a combination of interpolation and self organizing approximation techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A macromodeling algorithm for analog circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Statistical Performance Modeling and Parametric Yield Estimation of MOS VLSIIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- WATOPT -- An Optimizer for Circuit ApplicationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Algorithms and Software Tools for IC Yield Optimization Based on Fundamental Fabrication ParametersIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- The watchdog technique for forcing convergence in algorithms for constrained optimizationPublished by Springer Nature ,1982
- Statistical design centering and tolerancing using parametric samplingIEEE Transactions on Circuits and Systems, 1981
- A survey of optimization techniques for integrated-circuit designProceedings of the IEEE, 1981
- A radial exploration approach to manufacturing yield estimation and design centeringIEEE Transactions on Circuits and Systems, 1979
- Algorithms for worst-case tolerance optimizationIEEE Transactions on Circuits and Systems, 1979