The SuperSPARC microprocessor
- 2 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The SuperSPARC microprocessor is a highly integrated, high-performance superscalar SPARC version 8 compatible microprocessor. The authors provide an overview of its internal operation and capabilities. The processor contains an integer unit, a double precision floating point unit, fully consistent instruction and data caches, a SPARC reference memory management unit and a dual-mode bus interface supporting either the SPARC standard MBUS or an interface optimized for connection to a companion second-level cache controller chip. The chip is constructed using Texas Instruments 0.8- mu triple-layer metal BiCMOS technology.Keywords
This publication has 3 references indexed in Scilit:
- A three-million-transistor microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Available instruction-level parallelism for superscalar and superpipelined machinesPublished by Association for Computing Machinery (ACM) ,1989
- A class of compatible cache consistency protocols and their support by the IEEE futurebusACM SIGARCH Computer Architecture News, 1986