Design optimization for deep-submicron CMOS device at low temperature operation
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 211-214
- https://doi.org/10.1109/iedm.1990.237191
Abstract
Design optimization for 0.3 mu m channel CMOS technology at liquid-nitrogen temperature. (77 K) is described. The trade-off between circuit performance and reliability of deep submicrometer CMOS devices at low-temperature operation is theoretically and experimentally examined. A simulator has been developed which selects power-supply voltage and process/device parameters for low-temperature operation. Based on the simulated results, design optimization for low-temperature operation has been proposed to determine power-supply voltage and various process and device parameters. This scaling guideline has been applied to a 0.3 mu m CMOS device. Excellent device characteristics and a functional ring oscillator circuit have been obtained at 77 K.<>Keywords
This publication has 11 references indexed in Scilit:
- Choice of power-supply voltage for half-micrometer and lower submicrometer CMOS devicesIEEE Transactions on Electron Devices, 1990
- Substrate current at cryogenic temperatures: Measurements and a two-dimensional model for CMOS technologyIEEE Transactions on Electron Devices, 1987
- Submicrometer-channel CMOS for low-temperature operationIEEE Transactions on Electron Devices, 1987
- Performance and hot-carrier effects of small CRYO-CMOS devicesIEEE Transactions on Electron Devices, 1987
- Hot-electron-induced MOSFET degradation at low temperaturesIEEE Electron Device Letters, 1985
- Spreading resistance in submicron MOSFET'sIEEE Electron Device Letters, 1983
- A transmission line model for silicided diffusions: Impact on the performance of VLSI circuitsIEEE Transactions on Electron Devices, 1982
- Subthreshold conduction in MOSFET'sIEEE Transactions on Electron Devices, 1978
- Design of ion-implanted MOSFET's with very small physical dimensionsIEEE Journal of Solid-State Circuits, 1974
- Self-Consistent Results for-Type Si Inversion LayersPhysical Review B, 1972