Reconfiguration of a fault‐tolerant rectangular systolic array
- 1 January 1988
- journal article
- research article
- Published by Wiley in Systems and Computers in Japan
- Vol. 19 (1) , 79-89
- https://doi.org/10.1002/scj.4690190108
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Gracefully Degradable Processor ArraysIEEE Transactions on Computers, 1985
- Wafer-Scale Integration of Systolic ArraysIEEE Transactions on Computers, 1985
- Configuration of VLSI Arrays in the Presence of DefectsJournal of the ACM, 1984
- Architecture of the PSC-a programmable systolic chipACM SIGARCH Computer Architecture News, 1983
- Fault-tolerant wafer-scale architectures for VLSIACM SIGARCH Computer Architecture News, 1982
- Optimizing synchronous systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Wafer-scale integration-a fault-tolerant procedureIEEE Journal of Solid-State Circuits, 1978
- An $n^{5/2} $ Algorithm for Maximum Matchings in Bipartite GraphsSIAM Journal on Computing, 1973
- GRAPH THEORYPublished by Defense Technical Information Center (DTIC) ,1969