Address generation for array access based on modulus m counters
- 9 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 118-123
- https://doi.org/10.1109/edac.1991.206373
Abstract
The necessary task of address generation for RAM and ROM accesses can often result in hardware taking up an appreciable fraction of the area of a data processing IC. Close examination of the address sequences can reveal symmetry which may be exploited to automatically devise small and simple address generators, based on counters. The authors describe automated techniques used to recognise and develop symmetries in address sequences, and to synthesise the necessary address generation hardware Author(s) Grant, D.M. Edinburgh Univ., UK Denyer, P.B.Keywords
This publication has 3 references indexed in Scilit:
- Synthesis of address generatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Optimal state chains and state codes in finite state machinesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- CATHEDRAL-II—a computer-aided synthesis system for digital signal processing VLSI systemsComputer-Aided Engineering Journal, 1988