Packaging and Interconnection of GaAs Digital Integrated Circuits
- 1 January 1985
- book chapter
- Published by Elsevier
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- Multibit convolution using a bit level systolic arrayIEEE Transactions on Circuits and Systems, 1985
- Will Presently Available System Design Approaches And Electrical Interconnect Rules Fulfill The Performance Requirements Of High Clock Rate Digital Signal Processors Based On Gaas?Published by SPIE-Intl Soc Optical Eng ,1984
- Recursive Least-Squares Minimization Using A Systolic ArrayPublished by SPIE-Intl Soc Optical Eng ,1983
- The Relationship Between Word And Bit Level Systolic Arrays As Applied To Matrix X Matrix MultiplicationPublished by SPIE-Intl Soc Optical Eng ,1983
- Numerical modeling of looped C-V Characteristics in Ap+n junction containing mid-bandgap electron trapsSolid-State Electronics, 1983
- Technology and Design Tradeoffs in the Creation of a Modern SupercomputerIEEE Transactions on Computers, 1982
- Implementation of signal processing functions using 1-bit systolic arraysElectronics Letters, 1982
- Rapid Execution of Fan Beam Image Reconstruction Algorithms Using Efficient Computational Techniques and Special-Purpose ProcessorsIEEE Transactions on Biomedical Engineering, 1981
- Inner Product ComputersIEEE Transactions on Computers, 1978