Numerical modeling of looped C-V Characteristics in Ap+n junction containing mid-bandgap electron traps

This publication has 9 references indexed in Scilit:

• Graphical technique to determine minority carrier lifetime and surface generation velocity using triangular-voltage sweep C-V method
  Solid-State Electronics, 1978
• Effect of temperature and voltage sweep rate on C ƒ- V characteristics of MIS capacitors
  Solid-State Electronics, 1974
• Influence of deep traps on the measurement of free-carrier distributions in semiconductors by junction capacitance techniques
  Journal of Applied Physics, 1974
• Theory of dynamic charge current and capacitance characteristics in MIS systems containing distributed surface traps
  Solid-State Electronics, 1973
• Theory of dynamic charge and capacitance characteristics in MIS systems containing discrete surface traps
  Solid-State Electronics, 1973
• Low-temperature hysteresis effects in metal-oxide-silicon capacitors caused by surface-state trapping
  IEEE Transactions on Electron Devices, 1968
• Effects of deep impurities on n+p junction reverse-biased small-signal capacitance
  Solid-State Electronics, 1968
• The effects of oxide traps on the MOS capacitance
  IEEE Transactions on Electron Devices, 1965
• Frequency dependence of the reverse-biased capacitance of gold-doped silicon P⁺N step junctions
  IEEE Transactions on Electron Devices, 1964